

Friday questions week 4

1. Which are the five main steps in instruction execution on a RISC processor?

page 160

2. In a five-stage pipeline of a processor which can issue (i.e. start executing) one instruction every clock cycle, what is the ideal performance improvement over non-pipelined instruction execution?

page 161